1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12

CHIP RAM16K {
    IN in[16], load, address[14];
    OUT out[16];

    PARTS:
    DMux4Way(in=load, sel[0..1]=address[12..13], a=r0, b=r1, c=r2, d=r3);
    RAM4K(in=in, load=r0, address=address[0..11], out=reg0);
	RAM4K(in=in, load=r1, address=address[0..11], out=reg1);
	RAM4K(in=in, load=r2, address=address[0..11], out=reg2);
	RAM4K(in=in, load=r3, address=address[0..11], out=reg3);
	Mux4Way16(a=reg0, b=reg1, c=reg2, d=reg3, sel=address[12..13], out=out);
}